

1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR

POE-D06-00-E-12

Ver: 12  
Page: 1 / 20

# PRODUCT SPECIFICATION

**PRODUCT: CERAMIC DISC CAPACITOR**

**TYPE: 1KV, 2KV, 3KV LOW DISSIPATION  
CERAMIC DISC CAPACITOR**

**CUSTOMER:** \_\_\_\_\_

**DOC. NO.: POE-D06-00-E-12**

**Ver.: 12**

**APPROVED BY CUSTOMER**

**VENDOR :**

**WALSIN TECHNOLOGY CORPORATION**

566-1, KAO SHI ROAD, YANG-MEI  
TAO-YUAN, TAIWAN

**PAN OVERSEAS (GUANGZHOU) ELECTRONIC CO.,LTD.**

NO.277,HONG MING ROAD,EASTERN SECTION,  
GUANG ZHOU ECONOMIC AND TECHNOLOGY  
DEVELOPMENT ZONE,CHINA

**MAKER : PAN OVERSEAS (GUANGZHOU) ELECTRONIC CO.,LTD.**

NO.277,HONG MING ROAD,EASTERN SECTION,  
GUANG ZHOU ECONOMIC AND TECHNOLOGY  
DEVELOPMENT ZONE,CHINA



1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR

POE-D06-00-E-12

Ver: 12  
Page: 2 / 20

Record of change

Date	Version	Description	page						
2008.6.3	1	1. D19-00-E-03( before) → POE-D06-00-E-01(1 <sup>st</sup> edition)							
2008.8.22	2	1. Revised diameter as below :							
		<table border="1"> <thead> <tr> <th>Before</th> <th>Now</th> </tr> </thead> <tbody> <tr> <td>LB202471K060*</td> <td>LB202471K050*</td> </tr> <tr> <td>LB202681K070*</td> <td>LB202681K060*</td> </tr> </tbody> </table>	Before	Now	LB202471K060*	LB202471K050*	LB202681K070*	LB202681K060*	7
		Before	Now						
LB202471K060*	LB202471K050*								
LB202681K070*	LB202681K060*								
2. Add last SAP code “ H” for halogen and Pb free , epoxy resin..	6								
2008.12.12	3	1. Complete the 13 <sup>th</sup> to 17 <sup>th</sup> codes of SAP P/N. 2. Page layout adjustment. 3. Add marking when the coating resin is Halogen and Pb free Epoxy.	4-5						
2009.8.5	4	1. Change PSA & POE logo to Walsin & POE logo.							
2011/12/21	5	Review the “LB” & “LR” to be “LB(Y5P)” & “LR(Y5R)”;	4						
2012/9/14	6	1. Review TCC of LR(Y5R) type.	4,6,15						
		2. Review the condition of “life test”	17						
		3. Review the Item 8.1 <b>Caution (Rating)</b>	19~20						
2012/12/27	7	1. Review the Item 8.1 <b>Caution (Rating)</b> : Allowable conditions at high frequency --- (Fig.2 : Allowable Voltage (Sine Wave Voltage) – Frequency Characteristics (At Ambient Temperature of 105°C or less))	18~20						
2013/5/6	8	1. Review the Lead diameter $\phi$ from 0.60 +/-0.06mm to 0.55+/-0.05mm	5,13						
		2. Review the “ $D\phi \leq 6.0\text{mm}$ shall be omitted.” to “ $D\phi \leq 060$ shall be omitted.”	10						
		3. Review the Solderability temperature from 260(+5/-0)°C to 245±5°C solderability time from 2±0.5s to 5±0.5s.	15						
2013/10/18	9	1. Review the packing specification	11						
2016/3/3	10	1. Review the Available lead code of Lead Configuration.	5						
		2. Delete the definition about “Old Part No”.	5-6						
		3. Review the size $D\phi$ for the item LR202681K from “070” to be “080”.	8						
2017/5/4	11	1. Delete LB series products.							
2018/4/19	12	1. Add “Lead in dielectric ceramic in capacitors for a rated voltage of 125 V AC or 250 V DC or higher” of the 8.6 Note.	19						

<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 3 / 20
---	-----------------	-------------------------

## Table of Contents

No.	Item	Page
1	Part number for SAP system	4
2	Mechanical	5
3	Capacitance value vs. rated voltage, product diameter	6
4	Marking	7
5	Packing specification	8
6	Taping Format	9-10
7	Specification and test method	11-14
8	Notices	15-19
9	Drawing of Internal Structure and material list	20



<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 4 / 20
---	-----------------	-------------------------

**1. Part number for SAP system(total eighteen code ) :**

<u>LR</u>	<u>102</u>	<u>471</u>	<u>K</u>	<u>050</u>	<u>B</u>	<u>20</u>	<u>C</u>	<u>5</u>	<u>B</u>
①	②	③	④	⑤	⑥	⑦	⑧	⑨	⑩

① Material code: Low Dissipation Factor (LDF), Operating Temperature Range : -25°C to +125°C

<b>Code</b>	<b>LR(Y5R)</b>
Cap. change	±15% (-25°C to +85°C ) + 15 ~ -30% (+85°C to +125°C )
D.F.	≤0.2%

② Rated voltage (Vdc) :

<b>Voltage</b>	<b>1000V</b>	<b>2000V</b>	<b>3000V</b>
Code	102	202	302

③ Capacitance(pF) :

<b>Capacitors (pF)</b>	<b>100</b>	<b>470</b>	<b>1000</b>	<b>2200</b>	<b>3300</b>
Code	101	471	102	222	332

④ Capacitance tolerance : ±10% , Code is “K”

⑤ Nominal body diameter dimension (Ref. to page.7~9 D max. & T max. spec.) .

⑥ Code of lead type : Please refer to Item “2. Mechanical”.

⑦ Packing mode and lead’s length (identified by 2-figure code)

<b>Taping Code</b>	<b>Description</b>	<b>The limit of body size</b>
AN	Ammo / Pitch of component:12.7 mm	Only for 1
AF	Ammo / Pitch of component:15.0 mm	
AM	Ammo / Pitch of component:25.4 mm	

<b>Bulk Code</b>	<b>Description</b>
3E	Lead’s length L : 3.5mm
04	Lead’s length L : 4mm
4E	Lead’s length L : 4.5mm
20	Lead’s length L : 20mm

⑧ Length tolerance

<b>Code</b>	<b>Description</b>
A	±0.5 mm(Only for short kink lead code “D / X / H” )
B	±1.0 mm
C	Min.
D	Taping special purpose

⑨ Pitch

<b>Code</b>	<b>Description</b>	<b>Code</b>	<b>Description</b>
5	5.0±0.8mm (For Bulk)	7	7.5 ±1mm
5	5.0+0.8mm-0.2mm (For Taping)	0	10.0 ±1mm

⑩ Epoxy Resin Code

<b>Code</b>	<b>Description</b>
B	Epoxy resin, Pb free
H	Halogen and Pb free , epoxy resin

<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 5 / 20
---	-----------------	-------------------------

2. Mechanical: Available lead code (Epoxy resin coating)- (unit: mm)

Lead code	SAP P/N (13-17)digits	Pitch (F)	Lead Length(L)	Packing	Lead Configuration	
Lead style : B Straight long lead	B20C5	5.0±0.8	20 MIN.	Bulk		
	B20C7	7.5±1.0	20 MIN.			
	B20C0	10±1.0	20 MIN.			
	BAND5	5.0+0.8-0.2	Taping Spec. (Ref.to page.12)	Tap. Ammo		
	BAFD7	7.5±1.0				
	BAMD0	10±1.0				
Lead style : L Straight short lead	L04B5	5.0±0.8	4.0 ± 1.0	Bulk		
	L03B7	7.5 ± 1.0	3.0 ± 1.0			
	L4EB7	7.5 ± 1.0	4.5 ± 1.0			
	L05B7	7.5 ± 1.0	5.0 ± 1.0			
	L10B7	7.5 ± 1.0	10.0 ± 1.0			
	L03B0	10 ± 1.0	3.0 ± 1.0			
	L4EB0	10 ± 1.0	4.5 ± 1.0			
	L05B0	10 ± 1.0	5.0 ± 1.0			
L10B0	10 ± 1.0	10.0 ± 1.0				
Lead style : D Vertical kink lead	D04A5	5.0±0.8	4.0 ± 0.5	Bulk		
	D3EA7	7.5 ± 1.0	3.5 ± 0.5			
	D04A7	7.5 ± 1.0	4.0 ± 0.5			
	D3EA0	10 ± 1.0	3.5 ± 0.5			
	D04A0	10 ± 1.0	4.0 ± 0.5	Tap. Ammo		
	DAND5	5.0+0.8-0.2	Taping Spec. (Ref.to page.12)			
	DAFD7	7.5 ± 1.0				
DAMD0	10 ± 1.0					
Lead style : X Outside kink lead	X04A5	5.0±0.8	4.0 ± 0.5	Bulk		
	X3EA7	7.5 ± 1.0	3.5 ± 0.5			
	X04A7	7.5 ± 1.0	4.0 ± 0.5			
	X05B7	7.5 ± 1.0	5.0 ± 1.0			
	X3EA0	10 ± 1.0	3.5 ± 0.5	Tap. Ammo		
	X04A0	10 ± 1.0	4.0 ± 0.5			
	X05B0	10 ± 1.0	5.0 ± 1.0			
	XAFD7	7.5 ± 1.0	Taping Spec (Ref.to page.12)			
XAMD0	10 ± 1.0					
Lead style : H Inside kink lead	H04A5	5.0±0.8		4.0 ± 0.5	Bulk	
	H04A7	7.5 ± 1.0		4.0 ± 0.5		
	H04A0	10 ± 1.0	4.0 ± 0.5			
	H4EB0	10 ± 1.0	4.5 ± 1.0	Tap. Ammo		
	HAND5	5.0+0.8-0.2	Taping Spec. (Ref.to page.12)			
	HAFD7	7.5 ± 1.0				
HAMD0	10 ± 1.0					
Lead style : M Double Outside Kink Lead	M04A5	5.0±0.8	4.0 ± 0.5	Bulk		
	M04A7	7.5 ± 1.0	4.0 ± 0.5			
	M04A0	10 ± 1.0	4.0 ± 0.5			

- ※ Lead type – Inside kink lead is not available for 2KV & 3 KV, and Pitch 5.0mm is not available for 3KV.
- ※ Lead diameter  $\phi = 0.55 \pm 0.05$  mm
- ※ e (Coating extension on leads): 3.0mmMax for straight lead style, not exceed the kink for kink lead.
- ※ When  $D \phi \geq 11$ mm, only for bulk, but  $D \phi \leq 10$ mm can do Bulk or Taping.

1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR

POE-D06-00-E-12

Ver: 12  
Page: 6 / 20

3. Capacitance value vs. rated voltage, product diameter:


3.1 LR Series :

Part Number	Rated Volt.	Cap. in pF	Cap. Tol.(%)	Dimensions in mm	
				D max.	T max.
LR102101K050□□□□□	1000VDC	100	±10%	6.5	4.5
LR102151K050□□□□□	1000VDC	150	±10%	6.5	4.5
LR102221K050□□□□□	1000VDC	220	±10%	6.5	4.5
LR102271K050□□□□□	1000VDC	270	±10%	6.5	4.5
LR102331K050□□□□□	1000VDC	330	±10%	6.5	4.5
LR102391K050□□□□□	1000VDC	390	±10%	6.5	4.5
LR102471K050□□□□□	1000VDC	470	±10%	6.5	4.5
LR102561K060□□□□□	1000VDC	560	±10%	7.5	4.5
LR102681K060□□□□□	1000VDC	680	±10%	7.5	4.5
LR102821K070□□□□□	1000VDC	820	±10%	8.5	4.5
LR102102K070□□□□□	1000VDC	1000	±10%	8.5	4.5
LR102152K090□□□□□	1000VDC	1500	±10%	10.5	4.5
LR102222K100□□□□□	1000VDC	2200	±10%	11.5	4.5
LR102332K130□□□□□	1000VDC	3300	±10%	14.5	4.5
LR202101K050□□□□□	2000VDC	100	±10%	6.5	5.0
LR202151K050□□□□□	2000VDC	150	±10%	6.5	5.0
LR202221K050□□□□□	2000VDC	220	±10%	6.5	5.0
LR202271K050□□□□□	2000VDC	270	±10%	6.5	5.0
LR202331K060□□□□□	2000VDC	330	±10%	7.5	5.0
LR202391K060□□□□□	2000VDC	390	±10%	7.5	5.0
LR202471K060□□□□□	2000VDC	470	±10%	7.5	5.0
LR202561K070□□□□□	2000VDC	560	±10%	8.5	5.0
LR202681K080□□□□□	2000VDC	680	±10%	9.5	5.0
LR202821K080□□□□□	2000VDC	820	±10%	9.5	5.0
LR202102K090□□□□□	2000VDC	1000	±10%	10.5	5.0
LR202122K100□□□□□	2000VDC	1200	±10%	11.5	5.0
LR202152K110□□□□□	2000VDC	1500	±10%	12.5	5.0
LR202182K120□□□□□	2000VDC	1800	±10%	13.5	5.0
LR202222K130□□□□□	2000VDC	2200	±10%	14.5	5.0
LR202332K160□□□□□	2000VDC	3300	±10%	17.5	5.0
LR302101K050□□□□□	3000VDC	100	±10%	6.5	6.0
LR302151K050□□□□□	3000VDC	150	±10%	6.5	6.0
LR302221K050□□□□□	3000VDC	220	±10%	6.5	6.0
LR302331K060□□□□□	3000VDC	330	±10%	7.5	6.0
LR302391K070□□□□□	3000VDC	390	±10%	8.5	6.0
LR302471K080□□□□□	3000VDC	470	±10%	9.5	6.0
LR302561K080□□□□□	3000VDC	560	±10%	9.5	6.0
LR302681K090□□□□□	3000VDC	680	±10%	10.5	6.0
LR302821K100□□□□□	3000VDC	820	±10%	11.5	6.0
LR302102K100□□□□□	3000VDC	1000	±10%	11.5	6.0
LR302152K130□□□□□	3000VDC	1500	±10%	14.5	6.0
LR302222K150□□□□□	3000VDC	2200	±10%	16.5	6.0

<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 7 / 20
---	-----------------	-------------------------

**4. Marking:**







<b>Temp. Char.</b>          <b>Marking</b>      <b>Nominal body diameter</b>	<b>LR</b>	
<b>(1). Temp. char. and D.F.</b>	Cap. change: $\pm 15\%$ (-25°C to +85°C) $+15\sim -30\%$ (+85°C to +125°C) D.F. : 0.2% Max.	
<b>(2). Nominal capacitance</b>	Identified by 3-Figure Code. Ex. 100pf $\rightarrow$ "101" , 1000 Pf $\rightarrow$ "102"	
<b>(3). Rated voltage</b>	1000V	Marked with code (In case of DC 1000V marked with 1KV)
	2000V	Marked with code (In case of DC 2000V marked with 2KV)
	3000V	Marked with code (In case of DC 3000V marked with 3KV)
<b>(4). Capacitance tolerance</b>	K= $\pm 10\%$	
<b>(5). Manufacturer's identification</b>	Shall be marked as "UK", but $D\Phi \leq 060$ shall be omitted.	
<b>(6). Halogen and Pb free</b>	When the epoxy resin is Halogen and Pb free, there is a "_" marking.	



<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 8 / 20
---	-----------------	-------------------------

**5. Packing Baggage :**

5.1 Packing size:

Type	Box	Carton
Bulk	 <p style="text-align: center;">Unit:mm</p>	  <p style="text-align: center;">Unit:mm</p>
Ammo taping	 <p style="text-align: center;">Unit:mm</p>	  <p style="text-align: center;">Unit:mm</p>

5.2 Packing quantity:


Packing Type	The code of 14th to15th in SAP P/N		MPQ (Kpcs/Box)	
	Taping	AN		1.5
AF		1		
AM		0.5		
Packing Type	Lead length	Size code of 10th to 12th in SAP P/N	MPQ (Kpcs/Bag)	Kpcs/Box
110~120	0.5	1.5		
130~170	0.5	1		
Short lead (L < 16mm)	050~060	1	6	
	070~080	1	4	
	090~100	1	3	
	110~140	1	2	
150~160	0.5	1		



## 6. Taping Specifications:

### • 12.7mm pitch/lead spacing 5.0mm taping

Lead code: \*BAND5 & \*DAND5 & \*HAND5




### • 15mm pitch/lead spacing 7.5mm taping

Lead code: \*BAFD7 & \*DAFD7 & \*HAFD7 & \*XAFD7

### • 25.4mm pitch/lead spacing 10.0mm taping

Lead code: \*DAMD0 & \*XAMD0 & \*HAMD0 & \*BAMD0



<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 10 / 20
---	-----------------	-----------------------------

POE Part Number		*BAND5 *D AND5 *H AND5	*BAFD7 *DAFD7 *HAFD7 *XAFD7	*BAMD0 *DAMD0 *HAMD0 *XAMD0
Item	Symbol	Dimensions (mm)	Dimensions (mm)	Dimensions (mm)
Pitch of component	P	12.7±1.0	15.0±1.0	25.4±2
Pitch of sprocket	P0	12.7±0.3	15.0±0.3	12.7±0.3
Lead spacing	F	5.0+0.8-0.2	7.5±1.0	10.0±1.0
Length from hole center to component center	P2	6.35±1.3	7.5±1.5	12.7 ± 1.5
Length from hole center to lead	P1	3.75±0.7	3.75±1.0	7.7±1.5
Body diameter	D	See the “3. Capacitance value vs. Rate voltage, product diameter”		
Deviation along tape, left or right	△S	---	0±2.0	
Carrier tape width	W	18.0 +1/-0.5		
Position of sprocket hole	W1	9.0±0.5		
Lead distance between the kink and center of sprocket hole	H0	16.0±0.5 For: *DAND5 *HAND5 *XAND5	18.0+2/-0 For: *DAFD7 *HAFD7 *XAFD7	18.0+2/-0 For: *DAMD0 *HAMD0 *XAMD0
Lead distance between the bottom of body and the center of sprocket hole	H	20.0+1.5/-1.0 For: *BAND5	20.0+1.5/-1.0 For: *BAFD7	20.0+1.5/-1.0 For: *BAMD0
Component Height	H1	32.25Max		
Lead-Wire Protrusion length	ℓ	2.0Max (Or the end of lead wire may be inside the tape.)		
Diameter of sprocket hole	D0	4.0±0.2		
Lead diameter	φd	0.55 ±0.05		
Total tape thickness	t1	0.6±0.3		
Total thickness, tape and lead wire	t2	1.5 max.		
Deviation across tape	△h	2.0 max.		
Portion to cut in case of defect	L	11.0 max.		
Hole-down tape width	W0	8.0min		
Hole-down tape distortion	W2	1.5±1.5		
Coating extension on leads	e	3.0 max for straight lead style; Not exceed the kink leads for kink lead.		
Body thickness	T	See the “3. Capacitance value vs. Rate voltage, product diameter”		

<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 11 / 20
---	-----------------	-----------------------------

**7. Specification and test method:**

7.1 Scope: This specification applies to Low Dissipation Ceramic Disc Capacitor.

7.2 Test Conditions:


Unless otherwise specified, all tests shall be operated at the standard test conditions of temperature 5°C to 35°C and relative humidity 45% to 85%.

When fails a test, retest be operated at the conditions of temperature 25°C ± 2°C, relative humidity of 60% to 70% and barometric pressure 860 to 1060 mbar.

7.3 Handle procedure: to avoid unexpected testing results from occurring, the tested capacitor must be kept at room condition for at least 30 minutes and completely discharged.


7.4 Applications : Ideal for use on high frequency pulse circuits such as a horizontal resonance circuit for CTV and snubber circuits for switching power supplies.

7.5 Test items:

ITEM	POST-TEST REQUIREMENTS	TESTING PROCEDURE
Operating Temperature Range	-25 To +125°C (Including capacitor's self-heating temperature 20°C Max)	
Appearance Structure size	No abnormalities	As stated in section 3.
Marking	To be easily legible.	As stated in section 4
Dielectric Strength	Between Lead Wire : No failure	The capacitor should not be damaged when DC voltage of 200% of the rated voltage (DC1 to 3KV) is applied between the lead wires for 1 to 5 sec. (Charge/Discharge current ≤ 50mA.)
	Body Insulation : No failure	<p>First, the terminals of the capacitor should be connected together. Then, as shown in figure at right, a metal foil should be closely wrapped around the body of the capacitor to the distance of about 3 to 4mm from each terminal. Then, the capacitor should be inserted into a container filled with metal balls of about 1mm diameter. Finally, AC1250Vrms &lt;50/60Hz&gt; is applied for 1 to 5 sec. between the capacitor lead wires and metal balls. (Charge/Discharge current ≤ 50mA.)</p> 
Insulation Resistance	10000 M Ω min.	Insulation resistance should be measured at 60±5 seconds after applied voltage ((DC500V)
Capacitance	Tolerance: K: ±10%	Testing Frequency: 1 KHz ± 20% Testing Voltage: 1.0 Vrms
Dissipation Factor (D.F.)	LR : 0.2% Max.	The dissipation factor should be measured at 25°C with 1±0.2KHz and 1.0Vrms Max.

"room condition" Temperature: 15 to 35°C, Relative humidity: 45 to 75%, Atmospheric pressure: 86 to 106kPa

<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 12 / 20
---	-----------------	-----------------------------

Item	Post-Test Requirements	Testing Procedure																				
Temperature Characteristic	<table border="1"> <tr> <td rowspan="2" style="text-align: center;">T.C.</td> <td colspan="2" style="text-align: center;">Temp. Char</td> </tr> <tr> <td style="text-align: center;">-25 to +85°C</td> <td style="text-align: center;">+85 to +125°C</td> </tr> <tr> <td style="text-align: center;">LR</td> <td style="text-align: center;">Within ±15%</td> <td style="text-align: center;">Within +15%/-30%</td> </tr> </table>	T.C.	Temp. Char		-25 to +85°C	+85 to +125°C	LR	Within ±15%	Within +15%/-30%	<p>According to step 1 to 5 in order, measured capacitance when temperature reaches balance and CAP. change shall be calculated on the following formula: CAP. change = (C2-C1)×100%/C1</p> <table border="1"> <tr> <td style="text-align: center;">Step</td> <td style="text-align: center;">1</td> <td style="text-align: center;">2</td> <td style="text-align: center;">3</td> <td style="text-align: center;">4</td> <td style="text-align: center;">5</td> </tr> <tr> <td style="text-align: center;">LR Temp. (°C)</td> <td style="text-align: center;">25±2</td> <td style="text-align: center;">-25±3</td> <td style="text-align: center;">25±2</td> <td style="text-align: center;">125±2</td> <td style="text-align: center;">25±2</td> </tr> </table> <p>Note: C1 = Capacitance as step 3 C2 = Capacitance as step 2 or 4 T1 = Temperature as step 3 T2 = Temperature as step 2 or 4</p>	Step	1	2	3	4	5	LR Temp. (°C)	25±2	-25±3	25±2	125±2	25±2
T.C.	Temp. Char																					
	-25 to +85°C	+85 to +125°C																				
LR	Within ±15%	Within +15%/-30%																				
Step	1	2	3	4	5																	
LR Temp. (°C)	25±2	-25±3	25±2	125±2	25±2																	
Strength of Lead	<p>Pull :</p> <p>Bending :</p> <p>Lead wire should not be cut off. Capacitor should not be broken.</p>	<p>As shown in the figure at right, fix the body of the capacitor and apply a tensile weight gradually to each lead wire in the radial direction of the capacitor up to 10N (5N for lead diameter 0.5mm), and keep it for 10±1 sec.</p>  <p>Each lead wire should be subjected to 5N (2.5N for lead diameter 0.5mm) of weight and bent 90° at the point of egress, in one direction, then returned to its original position and bent 90° in the opposite direction at the rate of one bend in 2 to 3 sec.</p>																				
Vibration Resistance	<p>Appearance: No abnormalities</p> <p>Capacitance: Within specified tolerance.</p> <p>D.F. : LR : 0.2% Max.</p>	<p>The capacitor should be firmly soldered to the supporting lead wire and vibrated at a frequency range of 10 to 55Hz, 1.5mm in total amplitude, with about a 1minute rate of vibration change from 10Hz to 55Hz and back to 10Hz. apply for a total of 6 hrs., 2hrs. each in 3 mutually perpendicular directions.</p>																				
Solder ability Of Leads	<p>Lead wire should be soldered with uniform coating on the axial direction over 75% of the circumferential direction.</p>	<p>The lead wire of a capacitor should be dipped into a ethanol solution of 25wt% rosin and then into molten solder of 245±5°C for 5±0.5 sec. In both cases the depth of dipping is up to about 1.5 to 2mm from the root of lead wires.</p>																				
Soldering Effect	<p>Appearance : No marked defect.</p> <p>Capacitance Change : Within ±10%</p> <p>Dielectric Strength (between Lead Wires) : Per. Item Dielectric Strength</p>	<p>The lead wire should be immersed up to 2.0 mm from the root of lead wires.</p> <p>(A) Body Dia. ≤ 6.0mm: Into the molten solder of which temperature: 260(+5/-0)°C for 3.0±0.5 seconds.</p> <p>(B) Body Dia. &gt; 6.0mm: Into the molten solder of which temperature 260(+5/-0)°C for 5~10 seconds.</p> <p>Then leave at standard test conditions for 24±2 hours, then measured.</p> <p style="text-align: right;">(Continued on the following page.)</p>																				

<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 13 / 20
---	-----------------	-----------------------------

Item	Post-Test Requirements	Testing Procedure															
Soldering Effect	Appearance : No marked defect.	※When soldering capacitor with a soldering iron, it should be performed in following conditions. Temperature of iron-tip: 350~400 °C Soldering iron wattage : 50w max. Soldering time : 3.5 sec. Max. Pre-treatment: Capacitor should be stored at 125±3°C for 1 hr., then placed at *room condition for 24±2 hrs. before initial measurements. Post-treatment: Capacitor should be stored for 24±2 hrs. at *room condition. Measurement order: Dielectric strength -> Pre-treatment -> Capacitance -> Soldering effect test -> Post-treatment -> Capacitance															
	Capacitance Change : Within ±10%																
Temperature Cycle	Dielectric Strength (between Lead Wires) : Per. Item Dielectric Strength	The capacitor should be subjected to 5 temperature cycles. <Temperature cycle> <table border="1" style="margin: 10px auto; width: 80%;"> <thead> <tr> <th>Step</th> <th>Temperature(°C)</th> <th>Time (min)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>-25±3</td> <td>30</td> </tr> <tr> <td>2</td> <td>25±2</td> <td>3</td> </tr> <tr> <td>3</td> <td>125±3</td> <td>30</td> </tr> <tr> <td>4</td> <td>25±2</td> <td>3</td> </tr> </tbody> </table> Pre-treatment: Capacitor should be stored at 125±3°C for 1 hr., then placed at *room condition for 24±2 hrs. before initial measurements. Post-treatment: Capacitor should be stored for 24±2 hrs. at *room condition. Measurement order: I.R. • Dielectric strength -> Pre-treatment -> Capacitance • D.F. -> Temperature cycle test -> Post-treatment -> Capacitance • D.F. • I.R. • Dielectric strength °	Step	Temperature(°C)	Time (min)	1	-25±3	30	2	25±2	3	3	125±3	30	4	25±2	3
	Step		Temperature(°C)	Time (min)													
	1		-25±3	30													
	2		25±2	3													
3	125±3	30															
4	25±2	3															
Appearance: No Abnormalities																	
Cap. Change: Within ±10%																	
D.F. : LR : 0.6% max.																	
Humidity (Under Steady State)	Insulation Resistance: 1000MΩ Min.	Set the capacitor for 500 +24/-0 hrs. at 40±2°C in 90 to 95% relative humidity. Pre-treatment: Capacitor should be stored at 125±3°C for 1 hr., then placed at *room condition for 24±2 hrs. before initial measurements. Post-treatment: Capacitor should be stored for 1 to 2 hrs. at *room condition. Measurement order: I.R. -> Pre-treatment -> Capacitance • D.F. -> Humidity test -> Post-treatment -> Capacitance • D.F. • I.R.															
	Appearance: No Abnormalities																
	Cap. Change: Within ±10%																
	D.F. : LR : 0.6% max.																

\* "room condition" Temperature: 15 to 35°C, Relative humidity: 45 to 75%, Atmospheric pressure: 86 to 106kPa

<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 14 / 20
---	-----------------	-----------------------------

Item	Post-Test Requirements	Testing Procedure
Humidity Loading	Appearance: No Abnormalities	Apply the rated voltage for 500 +24/-0 hrs. at 40±2°C in 90 to 95% relative humidity. (Charge/Discharge current<50mA.)
	Cap. Change: Within ±10%	Pre-treatment: Capacitor should be stored at 125±3°C for 1 hr., then placed at *1room condition for 24±2 hrs. before initial measurements.
	D.F. : LR : 0.6% max.	Post-treatment: Capacitor should be stored for 1 to 2 hrs. at *1 room condition.
	Insulation Resistance: 500MΩ Min.	Post-treatment: Capacitor should be stored at 125±3°C for 1 hr., then placed at *1 room condition for 24±2 hrs. Measurement order: I.R. -> Pre-treatment -> Capacitance • D.F. ->Humidity loading test -> *2 I.R. -> Post-treatment ->Capacitance • D.F.
Life	Appearance: No Abnormalities	Apply a DC voltage of 150% of the rated voltage (DC1kV to 3kV) for 1000 +48/-0 hrs. at 125±2°C with a relative humidity of 50% max. (Charge/Discharge currentV50mA.)
	Cap. Change: Within ±10%	Pre-treatment: Capacitor should be stored at 125±3°C for 1 hr., then placed at *1room condition for 24±2 hrs. before initial measurements.
	D.F. : LR : 0.6% max.	Post-treatment : Capacitor should be stored at 125±3°C for 1 hr., then placed at *1room condition for 24±2 hrs.
	Insulation Resistance: LR : 2000MΩ Min.	Measurement order: I.R. -> Pre-treatment -> Capacitance • D.F. -> Life test ->*3 I.R. -> Post-treatment -> Capacitance • D.F.

\*1 "room condition" Temperature: 15 to 35°C, Relative humidity: 45 to 75%, Atmospheric pressure: 86 to 106kPa

\*2 The measurement of I.R. will be held in 1 to 2 hrs. after Humidity loading test.

\*3 The measurement of I.R. will be held in 12 to 24 hrs. after Life test.

1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR	POE-D06-00-E-12	Ver: 12 Page: 15 / 20
--	-----------------	-----------------------------

## 8. Notices:






### 8.1 Caution (Rating)

#### I. Operating Voltage

When dc-rated capacitors are to be used in ac or ripple current circuits, be sure to maintain the  $V_{p-p}$  value of the applied voltage or the  $V_{o-p}$  which contains dc bias within the rated voltage range.

When the voltage is applied to the circuit, starting or stopping may generate irregular voltage for a transit period because of resonance or switching. Be sure to use a capacitor with a rated voltage range that includes these irregular voltages.

When using the low-dissipation (LR Char.) series in a high-frequency and high-voltage circuit, be sure to read the instructions in item 4.

Voltage	DC Voltage	DC+AC Voltage	AC Voltage	Pulse Voltage (1)	Pulse Voltage (2)
Positional measurement					

#### II. Operating Temperature And Self-Generated Heat

Keep the surface temperature of a capacitor below the upper limit of its rated operating temperature range. be sure to take into account the heat generated by the capacitor itself. When the capacitor is used in a high frequency current, pulse current or similar current, it may self-generate heat due to dielectric loss. The applied voltage load (\*) should be such that the capacitor's self-generated heat is within 15°C at an atmosphere temperature of 25°C. When measuring, use a thermocouple of small thermal capacity-k of  $\phi 0.1$ mm in conditions where the capacitor is not affected by radiant heat from other components or surrounding ambient fluctuations.

Excessive heat may lead to deterioration of the capacitor's characteristics and reliability. (Never attempt to perform measurement with the cooling fan running. otherwise, accurate measurement cannot be ensured.)

#### III. Fail-Safe

When capacitor is broken, failure may result in a short circuit. Be sure to provide an appropriate fail-safe function like a fuse on your product if failure would follow an electric shock, fire or fume.

#### IV. Load Reduction and Self-generated Heat During

##### Application of High-frequency and High-voltage

Due to the low self-heating characteristics of low dissipation capacitors, the allowable electric power of these capacitors is generally much higher than that of B characteristic capacitors. However, in case the self heating temperature is 15°C under a high-frequency voltage whose peak-to-peak value equals the capacitor's rated voltage, the capacitor's power consumption may exceed it's allowable electric power.

##### Allowable conditions at high frequency:

\*1 Fig. 1 show the dependence of allowable self-heating temperature on ambient temperature. When the ambient temperature is 85 to 125°C, the applied voltage needs to be further reduced.

\*2 Fig. 2 shows reference data on the allowable voltage-frequency characteristic for a sine wave voltage when the ambient temperature is 105°C or less.

**Failure to follow the above cautions (items 1to 4) may result, worst case, in a short circuit and cause fuming or partial dispersion when the product is used.**

1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR	POE-D06-00-E-12	Ver: 12 Page: 16 / 20
--	-----------------	-----------------------------

Fig 1 : Dependence of Allowable Self-heating Temperature on Ambient Temperature.





Fig 2 : Allowable Voltage (Sine Wave Voltage) – Frequency Characteristics (At Ambient Temperature of 105°C or less)







1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR

POE-D06-00-E-12

Ver: 12  
Page: 17 /  
20



<b>1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR</b>	POE-D06-00-E-12	Ver: 12 Page: 18 / 20
---	-----------------	-----------------------------

Because of influence of harmonics, when the applied voltage is a rectangular wave or pulse wave voltage (instead of a sine wave voltage), the heat generated by the capacitor is higher than the value obtained by application of the sine wave with the same fundamental frequency. Roughly calculated for reference, the allowable voltage for a rectangular wave or pulse wave corresponds approximately to the allowable voltage for a sine wave whose fundamental frequency is twice as large as that of the rectangular wave or pulse wave. This allowable voltage, however, varies depending on the voltage and current waveforms.

## 8.2 Storage and Operating Condition:

### Operating And Storage Environment

The insulating coating of capacitors does not form a perfect seal; therefore, do not use or store capacitors in a corrosive atmosphere, especially where chloride gas, sulfide gas, acid, alkali, salt or the like are present. And avoid exposure to Moisture. Before cleaning, bonding or molding this product, verify that these processes do not affect product quality by testing the performance of a cleaned, bonded or molded product in the intended equipment. Store the capacitors where the temperature and relative humidity do not exceed -10 to 40 degrees centigrade and 15 to 85 % for 6 months maximum and use within the period after receiving the capacitors.

Failure to follow the above cautions may result, worst case, in a short circuit and cause fuming or partial dispersion when the product is used.

## 8.3 Soldering and Mounting:

### I. Vibration And Impact

Do not expose a capacitor or its leads to excessive shock or vibration during use.

### II. Soldering

When soldering this product to a Pcb / Pwb, do not exceed the solder heat resistance specification of the capacitor. Subjecting this product to excessive heating could melt the internal junction solder and may result in thermal shocks that can crack the ceramic element. When soldering capacitor with a soldering iron, it should be performed in following conditions.

Temperature of iron-tip: 400 °C Max.

Soldering iron wattage: 50W Max.

Soldering time: 3.5 sec. Max.

Failure to follow the above cautions may result, worst case, in a short circuit and cause fuming or partial dispersion when the product is used.

## 8.4 Cleaning (ultrasonic cleaning):

To perform ultrasonic cleaning, observe the following conditions.

Rinse bath capacity: output of 20-watts per liter or less.

Rinsing time: 5 min. Maximum.

Do not vibrate the Pcb/Pwb directly.

Excessive ultrasonic cleaning may lead to fatigue destruction of the lead wires.

## 8.5 Caution (Handling)

### Vibration And Impact

Do not expose a capacitor or its leads to excessive shock or vibration during use.

Failure to follow the above cautions may result, worst case, in a short circuit and cause fuming or partial dispersion when the product is used.

1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR	POE-D06-00-E-12	Ver: 12 Page: 19 / 20
--	-----------------	-----------------------------


**8.6 Note**

7(c)-II	Lead in dielectric ceramic in capacitors for a rated voltage of 125 V AC or 250 V DC or higher	<p>Does not apply to applications covered by point 7(c)-I and 7(c)-IV of this Annex.</p> <p>Expires on:</p> <ul style="list-style-type: none"> <li>-21 July 2021 for categories 1-7 and 10;</li> <li>-21 July 2021 for categories 8 and 9 other than in vitro diagnostic medical devices and industrial monitoring and control instruments;</li> <li>-21 July 2023 for category 8 in vitro diagnostic medical devices;</li> <li>-21 July 2024 for category 9 industrial monitoring and control instruments, and for category 11."</li> </ul>
---------	--	--



1KV, 2KV, 3KV LOW DISSIPATION CERAMIC DISC CAPACITOR	POE-D06-00-E-12	Ver: 12 Page: 20 / 20
--	-----------------	--------------------------

9. Drawing of Internal Structure and material list: (LR)



Remarks :

No.	Part name	Material	Model/Type	Component
1	Insulation Coating	Epoxy polymer	1.EF-150 2.PCE-210 3.PCE-300	Epoxy resin、Pigment (Blue / UL 94 V-0 /)
2	Dielectric Element	Ceramic	Y5R	BaTiO <sub>3</sub>
3	Solder	Tin-silver	Sn97.5-Ag2.5	Sn97.5-Ag2.5
4	Electrodes	Ag	1.SP-160PL 2.SP-260PL	Silver、Glass frit
5	Leads wire	Tinned copper clad steel wire	0.55+/-0.05mm	Substrate metal: Fe & Cu Surface plating: Sn 100%(3~7μm)